View MC14060_30695.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MC14060B 14-Bit Binary Counter and Oscillator
The MC14060B is a 14-stage binary ripple counter with an on-chip oscillator buffer. The oscillator configuration allows design of either RC or crystal oscillator circuits. Also included on the chip is a reset function which places all outputs into the zero state and disables the oscillator. A negative transition on Clock will advance the counter to the next state. Schmitt trigger action on the input line permits very slow input rise and fall times. Applications include time delay circuits, counter controls, and frequency dividing circuits.
http://onsemi.com MARKING DIAGRAMS
16 PDIP-16 P SUFFIX CASE 648 MC14060BCP AWLYYWW 1 16 SOIC-16 D SUFFIX CASE 751B 1 16 TSSOP-16 DT SUFFIX CASE 948F 1 Unit V V mA mW C C C A = Assembly Location WL or L = Wafer Lot YY or Y = Year WW or W = Work Week SOEIAJ-16 F SUFFIX CASE 966 1 16 MC14060B AWLYWW 14 060B ALYW 14060B AWLYWW
* * * * * * *
Fully static operation Diode Protection on All Inputs Supply Voltage Range = 3.0 V to 18 V Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range Buffered Outputs Available from Stages 4 Through 10 and 12 Through 14 Common Reset Line Pin-for-Pin Replacement for CD4060B
MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)
Symbol VDD Vin, Vout Iin, Iout PD TA Tstg TL Parameter DC Supply Voltage Range Input or Output Voltage Range (DC or Transient) Input or Output Current (DC or Transient) per Pin Power Dissipation, per Package (Note 3.) Ambient Temperature Range Storage Temperature Range Lead Temperature (8-Second Soldering) Value - 0.5 to +18.0 - 0.5 to VDD + 0.5 10 500 - 55 to +125 - 65 to +150 260
ORDERING INFORMATION
Device MC14060BCP MC14060BD MC14060BDR2 MC14060BDT MC14060BDTR2 MC14060BF MC14060BFEL Package PDIP-16 SOIC-16 SOIC-16 TSSOP-16 Shipping 2000/Box 2400/Box 2500/Tape & Reel 96/Rail
2. Maximum Ratings are those values beyond which damage to the device may occur. 3. Temperature Derating: Plastic "P and D/DW" Packages: - 7.0 mW/_C From 65_C To 125_C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS (Vin or Vout) VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.
v
v
TSSOP-16 2500/Tape & Reel SOEIAJ-16 SOEIAJ-16 See Note 1. See Note 1.
1. For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.
(c) Semiconductor Components Industries, LLC, 2000
1
March, 2000 - Rev. 3
Publication Order Number: MC14060B/D
MC14060B
PIN ASSIGNMENT
Q12 Q13 Q14 Q6 Q5 Q7 Q4 VSS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD Q10 Q8 Q9 RESET CLOCK OUT 1 OUT 2
TRUTH TABLE
Clock Reset L L H Output State No Change Advance to next state All Outputs are low
X
X = Don't Care
LOGIC DIAGRAM
OUT 2 9 OUT 1 10 CLOCK 11 C C RESET 12 Q6 = PIN 4 Q7 = PIN 6 Q8 = PIN 14 Q9 = PIN 13 Q10 = PIN 15 VDD = PIN 16 VSS = PIN 8 Q Q C C Q Q C C Q Q C C Q Q C C Q Q C C Q Q Q4 7 Q5 5 Q12 1 Q13 2 Q14 3
R
R
R
R
R
R
http://onsemi.com
2
III I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I I I I I I I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I I I I I I I III II I III I I I I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III II III I II II III I I II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I I I I I IIII II III I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I I I I I IIII II III I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I I I I I IIII II III I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIII II III I III II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I I I I I IIII II III I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII II III I III I I I I I I I I I IIII II I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I I III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III III I I I I I I I I I III IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII II III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
4. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance. 5. The formulas given are for the typical characteristics only at 25_C. 6. To calculate total supply current at loads other than 50 pF:
where: IT is in A (per package), CL in pF, V = (VDD - VSS) in volts, f in kHz is input frequency, and k = 0.002.
ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)
Total Supply Current (5.) (6.) (Dynamic plus Quiescent, Per Package) (CL = 50 pF on all outputs, all buffers switching)
Quiescent Current (Per Package)
Input Capacitance (Vin = 0)
Input Current
Output Drive Current (VOH = 2.5 V) (Except Source (VOH = 4.6 V) Pins 9 and 10) (VOH = 9.5 V) (VOH = 13.5 V)
Input Voltage (VO = 4.5 Vdc) (VO = 9.0 Vdc) (VO = 13.5 Vdc)
Input Voltage (VO = 4.5 or 0.5 V) (VO = 9.0 or 1.0 V) (VO = 13.5 or 1.5 V)
Output Voltage Vin = VDD or 0
(VOL = 0.4 V) (VOL = 0.5 V) (VOL = 1.5 V)
(VO = 0.5 Vdc) (VO = 1.0 Vdc) (VO = 1.5 Vdc)
(VO = 0.5 or 4.5 V) (VO = 1.0 or 9.0 V) (VO = 1.5 or 13.5 V)
Vin = 0 or VDD
Characteristic
IT(CL) = IT(50 pF) + (CL - 50) Vfk
"0" Level (For Input 11 and Output 10)
"1" Level
"0" Level
"1" Level
"0" Level
"1" Level
Sink
Symbol
VOH
VOL
IOH
VIH
VIH
IDD
Cin
IOL
VIL
VIL
Iin
IT
VDD Vdc
5.0 10 15
5.0 10 15
5.0 10 15
5.0 5.0 10 15
5.0 10 15
5.0 10 15
5.0 10 15
5.0 10 15
5.0 10 15
5.0 10 15
15
--
http://onsemi.com
- 3.0 - 0.64 - 1.6 - 4.2 4.95 9.95 14.95 4.0 8.0 12.5 0.64 1.6 4.2 3.5 7.0 11.0 - 55_C Min Max
MC14060B
-- -- --
--
--
-- -- --
-- -- --
-- -- --
3 0.1 0.05 0.05 0.05 5.0 10 20 1.0 2.0 2.5 1.5 3.0 4.0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- - 2.4 - 0.51 - 1.3 - 3.4 4.95 9.95 14.95 4.0 8.0 12.5 0.51 1.3 3.4 3.5 7.0 11.0 Min IT = (0.25 A/kHz) f + IDD IT = (0.54 A/kHz) f + IDD IT = (0.85 A/kHz) f + IDD -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0.00001 25_C Typ (4.) - 4.2 - 0.88 - 2.25 - 8.8 0.005 0.010 0.015 0.88 2.25 8.8 2.75 5.50 8.25 2.25 4.50 6.75 2.75 5.50 8.25 2.25 4.50 6.75 5.0 5.0 10 15 0 0 0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0.1 0.05 0.05 0.05 Max 5.0 10 20 7.5 1.0 2.0 2.5 1.5 3.0 4.0 - 1.7 - 0.36 - 0.9 - 2.4 4.95 9.95 14.95 4.0 8.0 12.5 0.36 0.9 2.4 3.5 7.0 11.0 125_C Min Max -- -- -- -- -- -- -- -- -- -- -- -- -- -- 1.0 0.05 0.05 0.05 150 300 600 1.0 2.0 2.5 1.5 3.0 4.0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Unit Vdc Vdc mA mA A A A V V V V pF
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I III I I I I I I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I III I I I I I IIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I I I IIIII I IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I III I I I I I IIIII I IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIII I IIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
SWITCHING CHARACTERISTICS (CL = 50 pF, TA = 25_C)
Propagation Delay Time Reset to On
Reset Pulse Width
Clock Rise and Fall Time
Clock Pulse Frequency
Clock Pulse Width
Propagation Delay Time Clock to Q4
Output Fall Time (Counter Outputs)
Output Rise Time (Counter Outputs)
CLOCK
Clock to Q14
PULSE GENERATOR
Figure 1. Power Dissipation Test Circuit and Waveform
500 F
Characteristic
CLOCK
50% DUTY CYCLE
90% 50% 10%
NC NC
20 ns
Q4 OUT1 Q5 OUT2 Qn R
ID
VDD
VSS
20 ns
0.01 F
CL
CL
VDD
VSS
http://onsemi.com
CL Symbol
MC14060B
tPHL
tPLH tPHL
tTLH tTHL
tTHL
tTLH
twH
tw
f
4 PULSE GENERATOR VDD Vdc 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15 5.0 10 15
Figure 2. Switching Time Test Circuit and Waveforms
CLOCK tTLH Q Min 120 60 40 100 40 30 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- CLOCK 20 ns NC NC 90% 50% 10% tPLH Q4 OUT1 Q5 OUT2 Qn R No Limit Typ (7.) 170 80 60 415 175 125 1.5 0.7 0.4 5 14 17 40 15 10 65 30 20 50 30 20 40 25 20 90% 50% 10% VDD VSS tWH Max 350 160 100 740 300 200 200 100 80 200 100 80 3.5 8 12 2.7 1.3 1.0 tTHL
-- --
--
-- -- --
CL
tPHL 20 ns CL MHz Unit s ns ns ns ns ns ns ns CL
MC14060B
CLOCK 11 f RESET 10 OUT 1 Rtc RS Ctc 9 OUT 2
[ 2.3 R1tcCtc
if 1 kHz f 100 kHz and 2Rtc < RS < 10Rtc (f in Hz, R in ohms, C in farads) The formula may vary for other frequencies. Recommended maximum value for the resistors in 1 M.
Figure 3. Oscillator Circuit Using RC Configuration
TYPICAL RC OSCILLATOR CHARACTERISTICS
8.0 FREQUENCY DEVIATION (%) 4.0 0 - 4.0 - 8.0 - 12 - 16 - 55
RTC = 56 k C = 1000 pF RS = 0, f = 10.15 kHz @ VDD = 10, TA = 25C RS = 120 k, f = 7.8 kHz @ VDD = 10 V, TA = 25C
100 f, OSCILLATOR FREQUENCY (kHz) VDD = 15 V 50 20 10 5 2 1 0.5 0.2 125 0.1 1.0 k 0.0001 10 k 100 k RTC, RESISTANCE (OHMS) 0.001 0.01 C, CAPACITANCE (F) 1.0 M 0.1 f AS A FUNCTION OF C (RTC = 56 k) (RS = 120 k) VDD = 10 V f AS A FUNCTION OF RTC (C = 1000 pF) (RS 2RTC)
1.0 V
5.0 V
- 25
0 25 50 75 TA, AMBIENT TEMPERATURE (C)
100
Figure 4. RC Oscillator Stability
Figure 5. RC Oscillator Frequency as a Function of RTC and C
CLOCK 11
RESET 18M RO CS CT
10 OUT 1
9 OUT 2
Figure 6. Typical Crystal Oscillator Circuit
http://onsemi.com
5
IIII I III IIIIIIIIIIIIIIII III IIIIIIIIIIIIIIII III IIIIIIIIIIIIIIII III IIIIIIIIIIIIIIII III IIIIIIIIIIIIIIII III IIIIIIIIIIIIIIII IIIIIIIIIIIIIII IIIIIIIIIIIIIIII IIIIIIIIIIIIIII III I I IIIIIIIIIIIIIIII III IIII III IIIIIIIIIIIIIIII III I I III I IIIIIIIIIIIIIIII IIIIIIIIIIIIII II IIIIIIIIIIIIIIII III IIIIIIIIIIIIIIII III I I III III IIIIIIIIIIIIIII IIIIIIIIIIIIII IIIIIIIIIIIIIIII IIIIIIIIIIIIIII III II IIIIIIIIIIIIIIII
Characteristic 500 kHz 32 kHz Circuit Circuit Unit Crystal Characteristics Resonant Frequency Equivalent Resistance, RS 500 1.0 32 6.2 kHz k External Resistor/Capacitor Values RO CT CS 47 82 20 750 82 20 k pF pF Frequency Stability Frequency Changes as a Function of VDD (TA = 25_C) VDD Change from 5.0 V to 10 V VDD Change from 10 V to 15 V Frequency Change as a Function of Temperature (VDD = 10 V) TA Change from - 55_C to + 25_C Complete Oscillator (8.) TA Change from + 25_C to + 125_C Complete Oscillator (8.) + 6.0 + 2.0 + 2.0 + 2.0 ppm ppm + 100 - 160 + 120 - 560 ppm ppm 8. Complete oscillator includes crystal, capacitors, and resistors.
Figure 7. Typical Data for Crystal Oscillator Circuit
MC14060B
PACKAGE DIMENSIONS
-A-
16 9
PDIP-16 P SUFFIX PLASTIC DIP PACKAGE CASE 648-08 ISSUE R
B
1
8
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. DIM A B C D F G H J K L M S INCHES MIN MAX 0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0_ 10 _ 0.020 0.040 MILLIMETERS MIN MAX 18.80 19.55 6.35 6.85 3.69 4.44 0.39 0.53 1.02 1.77 2.54 BSC 1.27 BSC 0.21 0.38 2.80 3.30 7.50 7.74 0_ 10 _ 0.51 1.01
F S
C
L
-T- H G D
16 PL
SEATING PLANE
K
J TA
M
M
0.25 (0.010)
M
-A-
SOIC-16 D SUFFIX PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE J
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS MIN MAX 9.80 10.00 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.229 0.244 0.010 0.019
16
9
-B-
1 8
P
8 PL
0.25 (0.010)
M
B
S
G F
K C -T-
SEATING PLANE
R
X 45 _
M D
16 PL M
J
0.25 (0.010)
TB
S
A
S
DIM A B C D F G J K M P R
http://onsemi.com
6
MC14060B
PACKAGE DIMENSIONS
TSSOP-16 DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948F-01 ISSUE O
16X K REF
0.10 (0.004) 0.15 (0.006) T U
S
M
TU
S
V
S
K K1
16 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. DIM A B C D F G H J J1 K K1 L M MILLIMETERS MIN MAX 4.90 5.10 4.30 4.50 --- 1.20 0.05 0.15 0.50 0.75 0.65 BSC 0.18 0.28 0.09 0.20 0.09 0.16 0.19 0.30 0.19 0.25 6.40 BSC 0_ 8_ INCHES MIN MAX 0.193 0.200 0.169 0.177 --- 0.047 0.002 0.006 0.020 0.030 0.026 BSC 0.007 0.011 0.004 0.008 0.004 0.006 0.007 0.012 0.007 0.010 0.252 BSC 0_ 8_
2X
L/2
9
J1 B -U-
L
PIN 1 IDENT. 1 8
SECTION N-N J
N 0.25 (0.010) 0.15 (0.006) T U
S
A -V- N F DETAIL E
C 0.10 (0.004) -T- SEATING
PLANE
H D G
DETAIL E
http://onsemi.com
7
EEE CCC EEE CCC
M
-W-
MC14060B
PACKAGE DIMENSIONS
SOEIAJ-16 F SUFFIX PLASTIC EIAJ SOIC PACKAGE CASE 966-01 ISSUE O
LE Q1 E HE
1 8
16
9
M_ L DETAIL P
Z D e A VIEW P
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018). DIM A A1 b c D E e HE L LE M Q1 Z MILLIMETERS MIN MAX --- 2.05 0.05 0.20 0.35 0.50 0.18 0.27 9.90 10.50 5.10 5.45 1.27 BSC 7.40 8.20 0.50 0.85 1.10 1.50 10 _ 0_ 0.70 0.90 --- 0.78 INCHES MIN MAX --- 0.081 0.002 0.008 0.014 0.020 0.007 0.011 0.390 0.413 0.201 0.215 0.050 BSC 0.291 0.323 0.020 0.033 0.043 0.059 10 _ 0_ 0.028 0.035 --- 0.031
c
b 0.13 (0.005)
M
A1 0.10 (0.004)
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
NORTH AMERICA Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada N. American Technical Support: 800-282-9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time) Email: ONlit-german@hibbertco.com French Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (M-F 12:00pm to 5:00pm UK Time) Email: ONlit@hibbertco.com EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, England, Ireland CENTRAL/SOUTH AMERICA: Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549 Phone: 81-3-5740-2745 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.
http://onsemi.com
8
MC14060B/D

▲Up To Search▲

Price & Availability of MC14060

	To Download MC14060 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .